Cisco Recruitment Drive for 2023 Freshers

About Company : Cisco (NASDAQ: CSCO) enables people to make powerful connections–whether in business, education, philanthropy, or creativity. Cisco hardware, software, and service offerings are used to create the Internet solutions that make networks possible–providing easy access to information anywhere, at any time. Cisco sells its products and services, both directly through its own sales force as well as through its channel partners, to large enterprises, commercial businesses, service providers, and consumers.

Company Full Name : Cisco
Job Role : ASIC Engineer
Degree Needed : BE/ BTech
Batch : 2023
Location : Bangalore

Job Description :
Roles and Responsibility :

Come join the Cisco Silicon One team and participate in the design and verification of leading-edge multimillion gate ASICs.
Cisco Silicon One is industry leading Networking Silicon used in all the core Cisco products.
These silicon chips are used to build high density, high speed multi-protocol switches / routers.
The ASICs have the network and fabric interfaces and have a rich feature set that includes multiple high bandwidth ports, low-latency, hybrid buffers, queuing, scheduling, congestion management and industry leading NPL based NPU.
Innovative ASIC Engineering positions available in:
ASIC Design and Verification.
ASIC Physical Design.
ASIC DFT Engineer.

For More Updates Regrading Bangalore location Jobs – Click Here

Required Qualification and Skills :

Students passing out in 2023 and Pursuing Bachelor / Master degree in Electronics Engineering /Micro Electronics/VLSI.
Ability to manage multiple tasks and work toward long-term goals.
Solid understanding of engineering fundamentals and technical problem-solving skills.
Experience in establishing and sustaining strong relationships with the extended team.
Excellent communication skills (verbal and written).

Knowledge in Hardware design, the test/verification environment is designed using an object-oriented framework designed in using UVM so you will use knowledge from your programming courses that include advance data structures, algorithms, and design patterns as well as languages such as SystemVerilog HDL / C / C++ / Python
You will aid in the architecture of the test environments which include developing constrained random stimulus generators, automated response checkers, and advanced configuration and programming API components using UVM.
Some of these components are reused across the entire phase of the project from module, chip and system level verification on Linux based Verilog simulators.

Problem solving skills and out-of-the-box thinking to create area and power efficient hardware designs as well as reusable UVM classes for the verification and simulation environments.
Physical Implementation of blocks, clock trees, Static Timing Analysis, DFT, Logic Equivalence Checks are part of the Physical Design specialist profile.
Writing thorough and detailed specifications and test plans as well as oral descriptions will enable your ideas and concepts to be reviewed and accepted by other team members.